A 5-bit digital controlled switch-type passive phase shifter realised in a 40 nm digital CMOS technology without ultra-thick metals for the 60 GHz Industrial, Scientific and Medical (ISM) band is presented. A patterned shielding with electromagnetic bandgap structure and a stacked metals method to increase the on-chip inductor quality factor are proposed. To reduce the insertion loss from the transistors, the transistor switches are implemented with a body-source connection. For all 32 states, the minimum phase error is 1.5°, and the maximum phase error is 6.8°. The measured insertion loss is −20.9 ± 1 dB including pad loss at 60 GHz and the return loss is >10 dB over 57-64 GHz. The total chip size is 0.24 mm 2 with 0 mW DC power consumption.
Introduction: Typical applications in the 60 GHz ISM band such as wireless high-definition video streaming require a high signal quality to achieve large data rate transfer. At 60 GHz, it is possible to integrate multiple antennas on chip. Beam steering is enabled electronically by on-chip phase shifters. The phased array architecture with RF phase shifter [1] is a compact solution for achieving on-silicon integration. In this solution, the main challenge is to design and implement a phase shifter with good phase accuracy, low loss and small phase/loss variation.
In the RF path, the phase shifters could be implemented using structures of switch type [2] , vector sum [3] or reflection type [4] in CMOS technology. Compared with other structures, the switch-type digital controlled phase shifter is compact, and has the lowest power consumption. However, the switch-type phase shifter suffers from the problem of phase accuracy due to the cascading stages. In this Letter, a hybrid 180°stage is implemented to increase the phase accuracy and achieve broadband performance. Also, the method of body-source connection is applied to decrease the loss from transistor switches.
In a digital 40 nm CMOS technology without ultra-thick metal, we propose a patterned shielding with electromagnetic bandgap (EBG) structure, and a stacked metals method to increase the on-chip inductor quality factor.
5-bit digital controlled passive phase shifter with a hybrid 180°stage:
The complete 5-bit phase shifter schematic is shown in Fig. 1 . The 180°s tage is using a hybrid structure, switching between low-pass and highpass networks. Therefore, it can compensate the frequency-dependent phase variation between the two networks, and the whole frequency response is much more flat and broadband. Fig. 2 compares the insertion phase flatness of 180°stages using a cascaded two-stage low-pass structure and a hybrid structure. The hybrid structure has a smaller phase variation than the cascaded structure. The following 22.5°, 45°and 11.25°s tages are implemented by using low-pass T-type networks. Compared with other stages, the 90°stage is implemented by using a Π-type structure. In the Π-type structure, the shunt inductor to the ground is 330 pH (L 13 ), while it will be only 66 pH if using the T-type structure. Therefore, the Π-type is more robust and less sensitive to the parasitic ground inductance in a single-ended structure for a 90°stage. In the 11.25°a nd 22.5°stages, the shunt inductors (L 3 , L 4 , L 9 , L 10 ) in the low-pass T-type networks are small, which are sensitive to loading effects. Therefore, they are located in between 180°, 45°and 90°stages which have a higher input impedance to reduce the influence of loading effects.
Body-source connected NMOS switches: The switches inside the phase shifter are implemented by NMOS transistors. In this technology, the NMOS transistor can be fabricated in a deep n-well structure. The equivalent circuit of an NMOS transistor with deep n-well technology is shown in Fig. 3 . R bias is the biasing resistor. The insertion loss arises from the on-resistor R ds , and the coupling of drain or source nodes through junction capacitor C db or C sb to ground. When the source and body are connected, the insertion loss decreases as the ground path through the substrate is removed. On the other hand, when the switch is turned off, the drain and source are connected directly through C db since the source and body are connected together, which degrades the isolation of the switch. The on-state resistance could be reduced by increasing the size of the transistors, which also introduces a larger junction capacitor resulting in more loss and poorer isolation. Fig. 3 illustrates the simulation results of insertion losses for body-ground connected and body-source connected switches and it is clear that the insertion loss has a 0.5 dB improvement at 60 GHz. Inductor realisation: The quality factor Q of an inductor could be expressed together with the inductive Q L and the capacitive Q C . Q L represents the magnetic quality factor, which is strongly influenced by the resistive series loss of the inductor. The resistive loss is affected by the intrinsic line resistance, skin and proximity effect, and substrate loss due to eddy current on lossy substrate. To reduce the resistive loss, we could use thicker metal or combine more metal layers to reduce intrinsic metal resistance, increase the distance between turns, or use deep trench to increase the substrate resistivity. Q C represents the capacitive quality factor, mainly influenced by the capacitive coupling to the substrate. The parasitic capacitance allows the electric fields to penetrate the substrate, which introduces more eddy current. In a digital 40 nm CMOS technology without ultra-thick metal, the implemented on-chip inductor is shown in Fig. 4 . Metal layers 7 and 8 are combined together with the aluminium layer. Patterned shielding is implemented in metal layer 1. The shielding pattern is implemented by metal slots perpendicular to the current flow on the signal path. In this way, less magnetic and electric field will penetrate into the substrate, alleviating the eddy currents flowing in the substrate. The poly layer and oxide layer form an EBG [5] structure to increase the dielectric constant. The EBG structure can decrease the size of the inductor so as to reduce the loss from the inductor. The measured insertion phases of the 32 phase settings are depicted in Fig. 6a . The phase step is ∼11.25°. Fig. 6b highlights the relative phase shifts for 32 phase settings by setting the phase state 00000 as a reference. Derived from the measured insertion phase and gain shifts, Fig. 7 shows the measured RMS phase errors and RMS gain errors of the 32 phase states, giving 5°RMS phase error and 2 dB RMS gain errors at 60 GHz. technology. The method of body-source connection is applied to decrease the loss from the switches. A patterned shielding with EBG structure, and a stacked metals method are applied to increase the on-chip inductor quality factor. Table 1 summarises the measured circuit performance and compares to recently published RF phase shifters. Compared with the other RF phase shifters, the proposed 5-bit phase shifter has less phase error and less area, while achieving a comparable linearity and loss without ultra-thick metal. n/a n/a n/a 1. 
